A graphical processor simulator and assembly editor for the RISC-V ISA - View it on GitHub