Uart (FIFO cpu interface) with SV Self-Checking Testbench - View it on GitHub