SystemC to Verilog Synthesizable Subset Translator - View it on GitHub