A simple superscalar out of order RISC-V (micro)processor - View it on GitHub