A 32-bit Timer/Counter/Capture Soft IP (Verilog) - View it on GitHub