A tool (and reimplementation of the Logisim standard library) for static circuit analysis of Logisim designs. - View it on GitHub