Instruction set simulator for RISC-V - View it on GitHub