SystemVerilog parser library fully compliant with IEEE 1800-2017 - View it on GitHub
Star
470
Rank
85198