Verilog generation tool written in Rust - View it on GitHub