A simple Verilator skeleton to help you get started with simulating Verilog - View it on GitHub