[FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs. - View it on GitHub