An SoC with multiple RISC-V IMA processors. - View it on GitHub