a pipelined mips cpu designed in verilog - View it on GitHub