A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible. - View it on GitHub