Thread safe in-memory LRU cache with non-blocking cache priming on cache misses. - View it on GitHub