Verilog implementation of a RISC-V core - View it on GitHub