Education kit for teaching computer architecture with a 5-stage Arm-based Verilog core and hands-on labs (educational) - View it on GitHub