Verilog library for ASIC and FPGA designers - View it on GitHub