Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4 - View it on GitHub