A simulation test harness, containing serial port, QSPI flash, and an output done I/O--just provide the CPU - View it on GitHub