A FPGA friendly 32 bit RISC-V CPU implementation - View it on GitHub