A SystemVerilog UVM-based I2C Verification IP (VIP) designed to verify I2C slave/master implementations. The environment includes configurable driver, monitor, sequencer, sequences, and scoreboard supporting read/write transactions, repeated-start handling and functional coverage. - View it on GitHub