A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏 - View it on GitHub