Design of a Five-staged Pipelined Processor | Supports Data Hazard Detection, Forwarding, Stalling, Flushing | Testbenches - View it on GitHub