Verilog Content Addressable Memory Module - View it on GitHub