Verilog AXI stream components for FPGA implementation - View it on GitHub