AXI, AXI stream, Ethernet, and PCIe components in System Verilog - View it on GitHub