Digital logic for a RISC-V CPU core in TL-Verilog - View it on GitHub