A configurable C++ generator of pipelined Verilog FFT cores - View it on GitHub