Just a very simple sample project based on a Verilog homework I had a while ago, for experimentations. - View it on GitHub