Generator of verilog description for FPGA MobileNet implementation - View it on GitHub