Internal Logic Analyser for FPGA Projects - View it on GitHub