5-stage RISC-V CPU, originally developed for RISCBoy - View it on GitHub