Examples and reference for System Verilog Assertions - View it on GitHub