Accelerating SSSP for power-law graphs using an FPGA. - View it on GitHub