Simple, single cycle MIPS implementation in VHDL. Extended to support most instructions. - View it on GitHub