Experimental ASIC project exploring the silicon design and manufacturing flow using Verilog. The design will be fabricated in the SKY130A process through the Tiny Tapeout toolchain. - View it on GitHub