ADMS is a code generator for some of Verilog-A - View it on GitHub