ADMS is a code generator for the Verilog-AMS language - View it on GitHub