Automatic Hardware Design Translator for Checkpointing and Live Migration on FPGAs - View it on GitHub