Python-based Hardware Design Processing Toolkit for Verilog HDL - View it on GitHub