IRN's packet processing logic synthesized using Xilinx Vivado HLS - View it on GitHub