VHDL FIFOs with AXI interface - View it on GitHub