Supplementary artifact for the paper “A Graph-Theoretic Framework for Randomness Optimization in First-Order Masked Circuits”, containing intermediate datasets and generated RTL for 32-bit adders and AES S-box. - View it on GitHub