System verilog register model for uvm testbenches. - View it on GitHub