Verilog Block Simulator (EE3 HLP 2020 coursework) - View it on GitHub