A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration. - View it on GitHub