An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model - View it on GitHub