A Coq formalization of flow equivalence for desynchronized designs of asynchronous hardware. - View it on GitHub