An implementation of "Tic Tac Toe" in Verilog. FPGA versus user, FPGA knows how to win! - View it on GitHub