A Bluespec implementation of a Xilinx-compatible AXI to AXI Stream DMA. - View it on GitHub